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ABSTRACT
Adaptive Delta Modul ation (ADM) coding Is an economica l m e thod or
digitally encoding sp eech sign als. It is ., one- bit di rrerell c!,, 1 coding scheme
which compares the source si gnal x(t) to un approximat e s igna l ~ (t l whic h is
then Incre tlsed or decreased by:l pre de t e rmlnc d s ter s ixc. This s t ep size is
adapced In propo rti on to the r ecent average slew rate of the Inpu t sign a l.
For a given average s ignal s lope, there is an optimum s te p s ize whic h wi ll
result In the max imum s ign<l l-to- Quantisation
no ise m tlo (SNR) C1' and it Is
des ir abl e t o adapt a ccordingl y.
In this paper, design and imp lementation of the cont inuous ly variable
slope adaptive delt ... modula t ion (CVSD) are consIdered. To s tudy t he effec ts
of channe l e rrors nnd data e ncrypt ion (scram bli ng! on [he perfo rmanc e of the
syste m, a c hannel simu la tor , noise ge llerotor, oncl encryp t er/dec rypter :JI"e
IIlso designed und cons truct ed. Experiments showell t hnt t he syste m provides
high Qua lity speech reproduction at bit rfttcs of 32 Kbps and 15d13 SN R on
transmission
channel. Moreover,
0
good quality speec h
repr oduction
is
obta ined a t 16 Kbps lwd 20dO SNR on tra nsmi!.Sion c hanne l.
The system r e ported here m ay be s uitob lc fo r secu r e military
communica tion, In a ha lf-dulllex mode , o ver noise corrollted channels .
INTRODUCTION
An Important member of the c lass of different !.,1 w;Jvefonn coders is
the one-b it or t wo-lev e l diHerentlol pulse code modulotlon, know n ;lS dc.l t ;l
modulat ion (OM ) 11 -7 1. The property of one-bit codeword c lim in .. tes the need
for word fr aming at t he transmitter (Tr) nnd receiver fR v) , ond mokes OM
systems very attractive for mony c lasses
of digi tal commlillicat ion
(e.g.,
military, power Bmlted sate lli te, land mobile c hanne ls,
etc.). The
si mplic ity or OM a lso makes it an im portant method for dJgitill speech
storoge.
In OM systems, the sampling r ate is chOSen to be many times the
Nyquis t rate for the Inpu t s ignal. The e ffec t of a hi gher s;) mp1i ns rate is to
Increase the prediction gai n by lncreoslng neig hbo llrlng sa mple c orrela ti ons.
Therefore, t he variance of th e prediction error s hould be low , and a rather
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c rude Quanti ser (one-bit) can provide acceptable perrormance,
In Its s implest form , OM (2) operates on the basis of approximating
the input signa l by a ser ies of linear segments of co nstant s lope . Such fI
code r is known as linear delta modulation (LOM) il,JJ. Fig . 1, shows a s imp le
block diagram for t his LDM system .

lop ,r

•

Fig. I, Block Olagrrun of Linear Ocltu Moduliltion
It can be seen

"

from Fig. I( a),

that the predict iOn

error signal

d n) is given

e(n) " x(n) - ~(n)
(1 )

• x(o) - xr( o- [)

where ~(n) Is the predicted value of the input \nteHigence signal
xr(n) is the reconS lr ucted
s ignal.
Note thin, for noiseless
x?(n):.x r(n), ~\( n) :x(n), and the codeword c'(n):c{n).
Let us define Qu an tisD cion error as;

and
channel

x(n),

(2)

then, it CCln be shown

that
(3)

ern) " x(n)

error Q(n-I),
ern) is a digital
Thus except for t he QuanUsat ion
to the derivative of the Input signal x(n). The reconstructed
opproxima tlon
Signal xr(n), cnn now be expressed as
+

,x(n)

=.6..sgn(e(n))

+ x(n-I) + Q(n-l)

(1)

where A is a fixed s te p s ileo Again, except for the Quantisation
error,
EQ.(4 ) is the dig ital equivalent of Integration, In the sense
that It
represents the Dccumu lation of positive and nega tive increments of magnitude D. .
The princ iple of LDM operation is shown
In Fig. 2. The sign of
predict ion e rror e rn) dete rmincs t he direction of change In xr(n) by a step
magnitude A . The reconstructed signal xi(o) must be lowpass fil t ered to the
to x(n). Moreover, Fig. 2
or ig ina l ba ndwidth to prod uce an approximation
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shows two types of dis to rtion caused by LOM . These arc known ns "slope
overload" and " granular" distortions. The slope overload occurs when the step
si ze
is too smnll to follow n stee p segmen t of the input signal. Gr anular
noise occurs as a r esu lt of qunntls lng
t he s ignal to a s t e p s ize A; the
larger /} is ',lade , the greate r the granuli)r no ise. This noIse becomes
ex.cessive when lhe step si ze is very la rge compared to the slope of th e input
signa l. Whe n tbe input is zero (idl e channel condition), the output of LOM
will be 0 I 0 1 0 I ... , and as a result , the reconstructed
signa l will
alternate about zero wjlh a peak·to-pcnk variation of /::,...

Noi se

Slope
Overload
Distortion

Fig. 2, Prin ciple oC LOM Operation
ADAPTIVE DELTA MODULATION

The performance of OM can be Improved by using an adaptive Quantlscr.
A wide variety of adaptive delta modulation (ADM) systems have been proposed
In the literature 13,5,6, 81. Most step s ize updating schemes
a rc of the
feedb ack type in which the step s ize is adapter! at both the tnHls mitter and
the r ece iver on the basis of the tr ans mitt e d bit s tream. The fe edback
adaptation method maintains the ad vantage that no sy nchro nisati on
of bit
patt erns is required (for a nois e free ch a nnels) since, the st ep size
information can be derived from the coueword sequence (d n)} at both the
transmitter and the rece iver. The principle of ope ra t ion and a general block
diagra m for ADM are shown in Fi gs. 3 and -1 respect ively. In Fig. 3, It is
shown that the vari ab le step si ze ,6(n) increases during a steep segment of
the Input s ignal and decreases
when · the input is s lowly varying. This
requires a SUitable rule for slep size ad apta tion . In t his s ecti on, we
illustra te the usc of ADM through the a nalysi S of one specific adaptat ion
which can be found In the
a lgorithm. There are many other pOSSibilities
literature Ii - 9).

xr (n)
Granular Noise

x{n-1)

------

Slope - Overload.

Di stortion

Fig. 3, Principle of Adaptive Del ta Modulation

Operation
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Ca)

(b)

rig. -1, Block Diagram for Continuously Varlable Slope
Adaptive DeltD Modulation.
a)Trnnsmitter
b)Rcceiver
The system considered here, known as contInuous ly variable slope delto
modulation (CVSD) [G] is illustrated in fi g. 4. In this system the qunntiser
adjusts its step size b(I\) based on the output bit sequence {dn») . When
three consecutive bits of the same polar ity nre detected by t he adnpta tion
logic, toe logic sets the con tro l s igna l k(n) to one, and t hus inc reases the
step size b.(n) toward toe ma:'<imum step size t:.mnJ!' Such conditions occur
But , for tile Input of nearly cons tant
when the coder is s lope-overloaded.
level or slowly varying signal, three or more consccutive like bits occur
Infrequently. When the adaptation logic does not detcct the t hree consecutive
like bits, then the logic sets k(n) to zero to decrease the stcp size A (n)
toward the minimum step size ~ I n '
The slep size adapt ation IS controlled by a time constant 11 D« called
the syllab ic time constant) which Is of the ordcr of several mil liseconds.
The sy llabic adaptive OM algor ithm adjusts thc magnitude of build-up a nd
decay of hen) at a much slower ratc compared wit h instantaneous var iations in
speech s ignal. Syllabic adaptation Is su itable for npplications requiring low
sensitiv ity to channel errors with s peech quality requirements below those
required for commercial communication channe ls.
I~ Fig. 4, the prediction of the Input signal
is performed through the
delay 2- and the s te p s ize adaptation rule given In /1 01 as
and

A(n).. Exp(- O<T).b (n-1) + G(!- Exp(- Q(T» ; I f dn)",dn -l) -dn- 2)

(S-::l)

.a. (n)"Exp(- O(T).A(n-t)

15-b)

where T Is the s::lmpitng

ot herwise

interval, G Is toe step size inc rease
A min

<

.6.(n)

<

.L'!.max

fo etor, and
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HAJU)WARE IMPLEh-tENTATION

l-CVSO Implementat ion
There Is a varle ty or IC CVSD e ncode rs
a nd decode rs
In today's
semiconductor mar ket, When both encoder a nd decode r a re packaged in t he same
IC, It Is called an enCOder/DECoder, or CODEC. The CODEC IC u$cd In this work
Is the MC34 17 from MOTOROLA (See Appendix A rorpin connections and inte rnal
structure). This IC operat es In the hair-duplex mode, Le. , data can be
tra nsmitted a nd r ece ived, but nOt Dt ~he same t lln e. Based on this
specIrications,
the system reported here is constructed
as twO remote
stations each of them operates as a half-dupl ex e ncoder/decoder,
That is,
eac h sta tion cons ists or only one chip MC3<117 and operates as a ha lf-duplex
transm I tter/receiver.
Fig. 5, !llus trates a block diagram for the MC3'117 CVSD Chip. It can
be seen rrom this rigure that each c hip cons ists of two separat e pa rts, the
encoder and the decoder. The encoder consists or a digital sample r a nd
est im ate filter (integ r ator) . In additi on. the e ncode r co nsis t s
of an
a lgori thm logic circuit, rIIter, and pulse amp litude modulator. The digital
sampler and the estlmote filter perrorm t he LDM process show n in fig. 1. The
algorithm log ic circuit, t he filter, Dnd th e pu lse amplitude modulotor
monitor and de tec t the amplitude change or the input Intel ligence signa l ond
9dilpt the output of t he Integrator t o the ampl itude chonge by modulating the
di gi t al signa l.
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Vig. 5, Dlock Diagnm For MC3'117 CVSD Chip.

In Fig . 6(0. & b), abrupt c hanges in the Int elligence sign91 are s hown
In the digit .. , signal by long seQuences
of logic 1's or logic O's, while nonabrupt changes include alternating logic I's or logic O's . The algor ithm
logi c circuit detects abrupt amplitude changes of the intelligence s ignal by
comp.. rlng three consecutive pulses of the digital signa l. When three pulses
of the digital signa l match it is considered an abrupt a mplitude change , and
a pulse signa l is output by the algorithm logic c ircuit (Fig.G-c). The filte r
ac t s as an Integr a t or , Integ rating the pulses (rom t he a lgor it hm logi c
circuit Into ra mp s igna ls 8 S shown In Fig. 7(a). The rilte r outputs the ramp
s igna l (cont rol s ignal) to t he pulse a mplitude modul ator. The pulse a mplitude
modulator rece ives both the control s igna l and the digita l signa l as shown in
f ig. 7(b). The pulse amplit ude modulator uses the control s lsn"l to modula te
t he amplitude or the digital signa\. The modu lated digital signa l is used as
lnpul to the estima te filt er. The estimate filt er integrlltes the modulated
digital s ig nill, a nd outputs a ra mp signal as s how n in Fig. 7(c). From Fig .
7{cl , It ca n be seen that the Integrated s ignal is Increased
to m<Jtch the
c hange In amp li tude of the input In te lligence sigolll In Fi g, 6(::1) .
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Fig. 6,a)Tntclligcncc Signal b)Digitai Signal
dPulse Output From Algorithm Logic Circuit.

.., ~ -1 """ f- ~
(0'

Fig. 7, a)Fllter Function b)Pulse Amplitude Modulator
c)Estimote Filter Function

Function

The encoding oper ation of the CODEC is illustrated in F ig. 8. In this
figure the inte lligence signal drives the non-inverting
input of t he
comparator while the feedback signal drives the invert ing input. During each
Tr. clock, the comparator compares the present voltage of the Intelligence
s ignal with the feedback signal. The comparator outputs u logic 1 or logic 0
to the D-type f1jp flop, depending on the voltage levels of the intelligence
and feedback signals . The D-type flip flop outputs the logic 1 or logiC 0 as
a pulse at Q. This Is the digital signal tronsmitted to the receiver
(decoder).
In the same time, the digital signal is input to both the
algorithm logic circuit and the pulse amplitude modulator. The algorithm
logiC c ircuit outputs a pulse signa l to the filter, and the filter integrates
the pulse signal into a control s ignal. The control signal is input to the
pulse amplitude modulator, where it is used to modulate the digital signal.

Monsouro ErI{/ince rio!} Journal ( MEJ) Vol. 16, No.2, Dec. 1991

The modulated diglul signal is integra ted
est imate filt e r and Input to the comparator.
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Signal
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EstiRlall"

r iJ tel'
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uJse ~l
fodulator
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Fig. 8, CVSD Encoder

Digital
Input S i9:1

.r

Reconst ru cted

.~:t

rilter

I-

I gor ithlll
logic
Ci rcu it

mock Diagram .

!)-r;;
Clocl(

Esti""at~

rUter

-

uIse A"'pJ
Modulator +-

Fig. 9, CVSD Decoder

tilte r

:--

19orithm
logic
Ci rcuit

Dloc k Diagram .

The decoder or the MC3-1}7 consists of a digita l samp ler and an
estimate fil te r (lntegralor). In addition, It also consists
of an algorithm
logic ci rcuit, a filter, and a pulse amplitude modulator (see Fig. 5). The
dl!coding operatiOn of the CODEC , shown in Fig. 9, may be expla ined as
follows. The digita l s ignol drives the non- inverting input of the comparator
while the Inver ting input is conncted to ground. This CDuses the comparator
t o act as n burrer, with the digital signal input to t he D-type n i p flop
from t he comparator on each Rv. clock s ignal. The digital s igna l Is output by
the D-typc flip flop to both the olgorlthm logic circu it nnd the pulse
<lmpJltude modulsr..or. The algorithm logic c irc uit output a pulse s ignal to thc
filter wnere it is Integrated Into n control s ignal. The contro l s ignal is
input t o the pulse amplitude modul oCor, where It Is used co modulate the
digll al signal. The modu lated
di g i tD I signn l is Integrated by the es timate

Fa ye z
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filter and output as the reconstructed Intelligence s igna l. Note t hat the Rv.
clock s igno l used by the decoder must be exactly o( t he same fr equency as the
Tr. clock s igna l to accurat ely reconstruct t he Intelligence signal.
Two circuits Identica l to that illustrated In Fig . 10. were designed
and cons tructed. Sw itc h S I (norm ally open sw itch) connects pin IS to + V CC
volt (Logic High) or zero VOlt (Logic Low) for either encode or decode
operation r espectively . Switch S 3 (two-way s witch) s upp lies e ithe r the
digital data from channe l (receive mode) to the decoder or t he digital data
output from the encoder (transmit mode) to the channel. Switch 5'2 disconnects
mode . The three swit ches should be
the ana.log output during transmission
ganged together so that t heIr settings may be changed by only one touch.
Capacitor C 1 (0. 1 UF,12 V.l prov ides a.c. coupling. Resistors R2! R~, R 4 • and
the rererence voltage at pin 10 bias the Op Amp In[>uts to hair the supply
voltage (or unipolar (s ingle polarity) operation. Reslst0!j RS ang capacitor
C 3 set t he time constant of the esti mate filter to 10x i0 xO. lxlO - . I m.sec.
Reslstsr R7 aog c apacitor C 4 set the ti me const ant of l.he syllabic filter to
60xtO xO.lxlO ~ :: 6 m .sec. (typical time consta nt va lues of 6 to 50 m.sec are
used In speech coding). Resistor RS Is a pull- up resis tor for the open
collector coincidence output. This output will be low whenever the content of
the internal shift regl:ster Is ali ones or all zeros . Res istor R6 adjus ts the
loop gain of the COOEC and must be no larger chan 5 KS1to maintain stability.
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Fig. 10, Adaptive Delta Modu lation

CODEC

2-Channcl Simulator
The channel Simulator designed and cons tructed is shown In Fig. J 1. It
consists of a first order iowpsss filter and summing amplifier. The low pnss
filter operates at unity gain and its cut~or f freQuen cy can be selected usi ng
the bandwidth ·selec t switc h 54. The bandwidth in each case Is given ::IS
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(6)

1=1.2.3 ,4

The U'ansmlttcd signal is applied t o the lowpass rilte r Input . The output or
the lowpass filt er is added to a wl,ite no ise signal at the unity gain summing
amplifier . A $NR set tings of 20dB , i5dB, 10d8, llnd SdB elln be !'iclccted using
55 '
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Circuit

J.-NQisc Generator
White, or thermal, noise is the background hiss hell rd in radio signllis
It is gener(lted by the random movement of
and telephone COnversations.
electrons in a res istor or sem iconductor device . In this work. white noise is
simulated by (1 pseudonoise
(PN) sequence with (1 ve ry long length.
Pseudonoise seque nce fI I J may be generated using the linear feedback
shift register shOwn in Fig. 12. It is made up of a 3-s tage register, a
modulo·2 adder, and a feed back path from the "dder to the input of the
regis t er . The shUt register operation is controlled by a sequence of clock
pul.s cs (not s hown). At each clock pulse the contents of each s tage in the
register is shifted one s t age to the ri ght. Also, at eac h c lock pulse the
contents of s tages Xz and X3 are modulo-2 added, and the resu lt is fed back
to stage I. The PN sequence is derined to be the output of the last stage
(X 3 )· The lengt h of the PN sequence is defined by
P _ 2 1'1 _

(7)

where n is the number of stoges in the sh ifl register. If s t age Xl is
initiall y filled with a one and the remai ning stages are fill ed with zeros,
i.e. , the Initiol state of the register is 100, then It can eilsily be shown
that the succession
of register states will be as rollows : 100, 010, t01,
to the initial
110, Ill, 011,001, lOa. Since the last state corresponds
st~te. then the register repeats the foregoing sequence
;).fter 7 clock pulses
(2 • 1 • 7). The output sequel"lce from X3 Is 0010 Ut.
A circuit diagram {or the constructed white noise source Is s hown in
filter,
Fig. 13. It consists of three puts, PN sequence generator, lowpass
and burrer am plifier. The PN seque nce is generated by the chip HM5837 which
consists of a clock generator and a seventeen stage linea r shift register .
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Tl'1f generator

ou t puts a r<,ndom sequence pulses thot repeats luclf after
2
- I c lock pulses
White noise is generated by lowpass
riltcring of t he
r andom sequence obta ine d (rom HM5837. A second order Inrln[tc gain multiple
feed back lowpass filter consists of half LF353, R 2 • R 3 • C 2 • 811d C3 is used
for this operation. The cut orf frequency for fhis rilter con rtguration is
given by
(8)

The white noise Is buffered by t he burrer amplifier circuit consisting
second ha l f of L F35J.
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An experlmentol samp le

for Whi te Noise Source.

of t he outputs

from the circuit shown

is illustrated

in Fig. 13

In Fig. 14" Fig. l "Ha) , shows the output from the PN sequence
generator and fig 14(b) shows the corresponding output from the L. P.F., which

co n be considered

as a rando m sine wove signal.
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CO)

0)

Fig . 14 , Output From The Noise Sou rce
-i-DIe mor Counter

One

to dete rmine

Wil Y

the e rrect of noise o n t he tr<lnsmitted

s igna l

Is

to measur e the bi t error ra le (OER.). The HER. i s the ratio of the number of
Incorrect bits received
during
transmission
to the number
o f bits

transmitted. Therefore, the DER is determined by counting the number or bit
errors over a period of t ime , the n the number
of bits transm itted is
determi ned by multiplying the data ratc of t he trans m ission
by the time
period of the count . Fina ll y. the numbe r of bits in e rrors is d ivided by the
number o f bi ts trans mitted, i.e. , DER so EIT R, where E [s t he number of bits
in crrOr, T is the time period of cou nt, and R is the data rille.
The circuit designed and constr ucted to cou nt the number of bit erro rs
is shown in Flg. 15. I t consists or" bit error count er and 15 sec. timer .
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alBit Error Counter: It consists of the c hip CD1013 dua l D- typc flip fl op.
The clock inputs of both flip fl ops ore ti ed together nnd connected to the
bit clock of the system. The Set inputs of both flip flops a re connected to
low logic level. The outpu t of the timer Is XORed with hig h logiC level and
the output of the XOR gate CD-i070 is connected to both Reset Inputs of the
flip flops. Therefore, during the 15 sec. pulse from the timer, bot h Set nnd
Reset Inputs will be low. nnd the outputs of the flip fl ops depend on the 0
inputs and the clock. The 0 input of the first flip flop is connected to the'
transmitted datu whi le the D input of the second flip flop is connected to
the received datn. The Q outputs of both fUp flops are XORed together to
form the final out put. A pulse is genera ted at the output of the XOR ench
time the da ta do not ma tch (error occurs).
blThe 15 soc. Timer: It is based on the chip LM555 connected as monostable
gene rator . When a negative t rigger s ignal is applied to pin 2 through switch
56' a high output pulse will appear at pin 3. The duration of this pulse Is
controlled by R 4 • R S ' C 3 a nd C 4 s hown in f ig. 15 as;
(J 01

Pulse Duration : 1. 1 R C

where R .. R4 .. R S' a nd C '"' C 3 /1Gt . For a matte r of conveni ence, a LEO is
connec ted In the tlmer circuit (lights dur ing the IS sec. pulse) to indicate
the e rror counting time.
4-Encrytel"/Decryvtel"
Encryption, or scrambling
is the process
of c hanging
the digital
signal before it is transmitted. Decryption . or unscra mbling,
is t he process
of chang ing the encrypted d igi tal signn l to the or igin al s ign al after
reception. The encryption/decryption ci rc uit used In this work is illus trated
In rig. 16. It consists of an XOR gat e at both t he encrypter and decryptcr
circuit and 0. synchronous random sequence (PN) signal applied to both. The PN
sequence signal is taken from the PN noise ge nerator of Fig. 13. At the
transmitter. the digital signn l (Fi g. t G~b) ond the PN s eq uence
s igna l
(Fig.16~c) are Input to an XOR gute. The ou tput of t he XOR ga te (fig. 16 ~ d)
is the encrypted sig nal. The e ncrypted s ignal is transmitted to the receivi ng
station's decrypter. The encrypt ed signal (fig. 1 6~d) and the PN sequence
signal (FIg. IG-e) are Input to on XOR gate. The output of t he XOR gate is
the decrYPt ed digltill Signal (fig. 16-f). Decryp t ing can only be done
success fully
if the PN sequence signal Co t he decrypter is an exact and
synchronous re plicil of the PN sequence s ignal t o the encrypter.
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Ex perimental samples of the inputs and outputs to the e ncrypter/decrypter
circuit are shown in Fig. 17. Fig. 17(a) shows the di g ital data input to the
encrypter and Fig. 11(b) shows
the corresponding
e ncrypted digital data.
FIg. 17(c) shows the digital data input to the encrypter at the transmitter
and Fig. 17(d) shows the corresponding
output from the decrypter at the
receiver. It can be seen from Fig. 17(c) and Fig. 17(d) that the decrypter at
the receiver provides an identi cal signal to the original slgml! input to the
enc rypter at the transmitter.
process is mainly
It Is Important to note that encry ption/decryp tion
This is due to th e dirricutty that an
used for secure data transmission.
r eplica of the
unauthorised
listener would face in generating a sy nc bron ised
PN sequence signa l.

a)

b)

Fig. 17, Experime ntnl Results From
a)Oigltal Data Input to the
b)DigitD\ DDtD Output from
c)Dlgital Data Input to the
d)Digi to \ D ata Output rrom

Encrypter/Decryptcr
Encrypter.
the Encrypter.
Encrypter.
the Decrypter.

Circuit.

EXPERIMENTAL RESULTS
A series of ex perime nts were c onducted to study the performance of thc
continuous ly variable s lope adaptive de lta modulation (CVSD) system presen ted
in the previous section . The first part of these experiments was in t ended to
show the idea l operation of the system, whereas the second part of the
experiments was devoted to show the non Idea l operation, i.e., errects of
c hanne l band lim iting, additi ve noise , a nd encryp t lon / decryp t ion .
In a ll
e.>.:perlments, the reconstruc te d s ignal from the CVSD recei ver was passed to a
programma ble
lowpass filter, an audio power amplifier, and a loudspeake r
for
ilstening tests.
f ig. 18(a) shows an 800Hz , 2Vp-p s ine wave si gnal whic h was applied to
t he C VSD trilnsmit ter. fig . IS(b) shows
the corres pond ing
d ig ita l d ata
t r ansmitted at 32Kb ps to the rece iver. r;g. 19(a) shows
the reconstructed
output fr om the CVSD recei ver, and Fig. 19(b) shows t he reco nstruc te d s ignal
filtering with 2KHz LoP.F. Compa ring
Fig . 19(b) with fig .
a ft er lowpass
18(a), it. can be seen that t he recei ved signal is ident icnl t o the odg ina l
Input signal.
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3)

b)

Fig. 18, a}Analog Input Signal
b)Oigital Signal.

F ig. 19, a)Reccived Signal Berore LPF
b}Reccive d Signal Arter LPF.

Fig. 20{a) shows th~ original speech signal for a part of the word ( ,JI)
bandllmlted to 3.2KHz. This signa l was applied to the CVSD transmitter and
code d at a bi t r ate of 32Kbps (32K H z clo c k). rig. 20(b) shows
the
corresponding
r eceived Signa.! a fter lowposs
filteri ng with a 3.2KHz L.P.F.
Fig. 21(a) s hows the o rigina l speech s ignal for a par t of the word ( ,Jl )
bondllml t ed to 3.2K Hz. This signa l was transmitted at a bit rat e of 16Kbps
(the CVSO clock was cbanged to 16KHz) . The correspond ing
received s ignal
after iowpass
fllterin g with 3.2KH z L.P .F. Is shown
in Fig. 2Hb). The
received speech in the above exp ~ r imen\:s,
in general, was judged t o be
Intelligible and or hi gh quali ty. However, the listeners (Laborator ies'
Eng ineers and Technicians) judged the quali ty from the 32Kbps case as that
obta ine d rrom the normal telephone system (ana log t e lephone system). On the
o ther hand, they showed some objections on the s peech fr om the 16 Kbps case
due to the effe ct of quantisation no ise heared In {he background.
This is all
a ntlc lpated result, s ince the qU<ln t isaLio n noise in OM system is Inversely
proportional to the cube of the s<lmpling fre quency (clock rate).

.)

.)

b)

Fig. 20, a)Orlgina l Speech
Transmitted ot 32KlJf"j .
b)Rece lved
Speech S Ignal

b)

Flg.2J, a)Original Speech
Trans mi t ted at 16Kbps.
b)Reccl vcd Speech Signal.
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As shown in t he above experiments , QU<lntls atiOn no ise arrects the
di gital s ignal of the CVSD system, but not to the point o r destroying the
reconstruc ted signal. When the received s ignlll was passed
through the
the quantisation noise can be heard but with li ttle or no effect
loudspeake r,
on the received signal. Whi te noise a. lso a.ffects the digita. l signal of the
CVSD system. The received signal will not be a ffe c t ed unless the SNR on the
tr<Jnsmission ch<Jnnel is low.
In the following experiments, the speech s ign<J1 was applied to the
CVSD transmitter where it is converted to (l digital Signal. The digital
signa l wa.s transmitted to the channel simulator circuit (Fig. 11) and
combined with the white noise signal from the noise source circuit (Fig. 13).
The combined signal was sent to the CVSD rece iver, lowpass filter, ampllfler,
and loudspeaker. The results are shown in Table I, Fig. 22 , Fig. 23, Fig. 2<1,
Fig. 2S, and Fig. 26.

Table I, BER Versus SNR on Transmission Channel for the CVSD System
at Bit Rates of 32Kbps and 16Kbps Respectively.
Channel Bandwidth

20 KHz

Bit Rate (Kbps)

NR

BER

(dB)

16

32
20

15

0

0

10
0.01 1

5
0.09 1

20
0

15
0.005

10
0.026

5
0. 103

Fig. 22(a) shows the digital dots (Ot bit rate of 32Kbps) t ransmitted to the
channel and Fig. 22(b) showS the received digit<ll data from the channel with
the digita l data (at bIt ra te of 16Kbps)
SNR of 10dB. Fig. 23(a) s hows
transmitted to the channe l and Fig. 23(b) shows the corresponding
received
data from the channel wIth SNR of 15dl3. Fig. 24(~) shows the originnl speech
signal bandlimited to 3.2K Hz (port of the word .,J\) which was transmitted at
a bit rate of 32Kbps wi t h 0 SNR : 10d B on the transm ission
chan nel. fig.
24(b) shows the correspondIng
received s ignal aFter lowpass filterin g with
to
3.2KHz I..,.P.F. Fig. 25(0) shows the orig inal speech signal (band limited
3.2KHz) which was transmitted at £I bit rate of 16Kbps with a SNR '" 15dB on
the transmission c hanne l. Fig. 2S(b) shows the corresponding
received signa l
after lowpass
filtering to t he or igin al bandwidth.
Fig. 26(0) shows
the
origina l speech s igna l (bandlimlted to 3.2KHz) which was trarlsmitted at 0 bi ~
rate of 32Kbps with 0 SN R. '" 15u8 on t he transmission
channel. Fig. 26(b}
shows
the corres pond ing
rece ived signal
after lowpass
filtering to t he
original bandw idth.
From Ttl-ble I and Figs. 22 through 26, it can be seen that:
I-As the SNR on the transmission channel decreases, the BER increases .
2-The increase in BER Is more pronounced in t he 16 Kbr s case than in t he
32Kbps case for t he same SNR on transmission cha nne l.
3-The distortion seen io the received s ignals illus trated in rigs. 2·1{b) and
25(b) Is due to c hanne l e rrors occured from the added white noise.
4-The received s peech fro m the CVSD system at a bit rate or 32Kbps and a SNR =
IS dB on the transmission
channel is identical to the orig ina l tra nsmitted
speech signal (see fig. 26). This result was confirmed by the listeners.
The imm ed ia t e conclusion which can be drawn he re is t hat. t he 32Kbps
CVSO system requ ires no more than 15dB SNR on the transmiss ion cha nnel to
provide u speech quality identical to that obtairled in id ea l operotion. On
the othe r hand, the 16Kbps CVSD system requires about 20dO SNR on the
transm issio n channe l to provide a speech Quality identi ca l to (11<)( obta ined
from the same system in ideal operation.
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.1

.1

bl

bl

Fig.23. a)Input Data to ChanneL
b)Oigitol Data from Channel
With SNR .. ISdB.

f'lg.22, a)OlgiLal Data to Ch:mnel.
b)Oiglto] Data (rom ChOfln ei
With SNR :: IOdB.

.1

.1

hi

hi

Fig. 24 alOrlginai Speech Signal
Fig. 25 ,il}Originol Speech Signal
b)Recelvcd Signal from 32Kbps
b)Received Signal froro 16Kbps
SystCJTJ & SNRelOdD
System &. SNR .. 15dB .

•1

bl

Fig. 26, a}Original Speech Signal
Bandlimited to 3.2KHz.

b)Rcccived Signal f rom J2Kbps
System & SNR,., 15dB.
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ExperIments simil ar to t hose conducted <Jbove were carri ed out to study
the pe rformtlnce of the CVSD system with data e ncryption, The resu lts obtai ne d
in the cose of Idea l operation (no restrections on channel bandwidth) were
similar to those obt ained withou t dilla encryption. However, for non ideal
operation, a channe l band width a lmost twice as mucb o.s t hat used in t he above
experiments wo.s requ ired to retal'; ident ical l'C~s ults to those illus trat ed in
Table t a nd Figs. 22 through 26. This result I~ ant icipat ed , since data
encryptIon spreads the sign",! barldwidth, I.e., ;nc re,ases the data Tate o n the
transmissIon channel (see fig. 17).
CONCLUSIONS
The continuously
variable slope (CVSD) adaptive del til modulation
system at two specifiC bit rates (32Kbps and . 16Kbps) has been desig ned and
Imple mented using the MC3417 c hip from MOTOROLA. All other circu its (channel
simu lato r ,
bit
err or
rate
cbunte r,
white
no ise
so urce ,
a nd
encrypter/decrypter) r CQulred for the exper imental performance study were
.
designed and constructed,
A high quality speech reprqduction
was obtai ned at the bit rate of
32Kbps us ing noise corrupted transmission channel with no more than ISdB SNR.
Despite the effect of qu antlsati on nbise heard in the background,
the system
provided intelligible a nd good quality reconstr ucted speech at the bit rate
of 16Kbps using noisy tronsmission chnnnel with 20dB SNR.
The system was found to l>e Insensitive to data encryption, i.e. , it
provide d s imilar performance
to that obtained
without datA. encryption.
However , t he r equi(e d transmission fhanne l b3ndwidth was increased d ue to the
inc rease in the data bandw idth. Th
is thc price to be paid for more secure
dota transmission.
The 32Kbps system may fin . its appl.\Cations in comm e rcia! t e lephone
systems whereas, the 16Kbps systej'n with tWta encryption may be suitable for
secure military communications,
in a hv.lt duplex mode, over noisy channels.
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